Abstract-The formulation, verification, and application of a new simplified 2-D threshold voltage model for n-MOSFET's with nonuniformly doped substrate profile are provided, in which the averaged normal field at the SilSiOz interface in the active channel is quoted from a simplified solution of two-dimensional Poisson equation using the Green function technique. Starting with the expression of this average normal field, a simple threshold-voltage model for short-channel n-MOSFET's with nonuniformly doped substrate profile is explicitly expressed in terms of device structures and terminal voltages by considering parabolic source-drain boundary potentials. Moreover, the effects of the junction depth on the threshold voltage are examined in detail. It is shown that the DIBL effect cannot be completely eliminated by simply increasing the substrate doping concentration. Comparisons among developed model, 2-D numerical analysis, and experimental data have been made and the accuracy of the developed analytical model has been verified. In addition, a direct extension of our model to the case of uniformly doped substrates leads to a new constraint equation for device miniaturization.
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Besides the charge-sharing scheme, another strategy to attack the above problems is to directly solve the two- 
MODEL FORMULATION AND DISCUSSIONS
The cross-section view of a conventional n-MOSFET is shown in Fig. 1 , in which the dashed curve indicates the edge of the depletion region in the substrate. With the aids of Green function solution technique, the two-dimensional Poisson equation in this rectangular domain was solved and the derived potential distribution can be expressed in terms of an infinite series of sine functions along the channel direction (i.e., x-axis in Fig. 1) [13] . By differentiating the above twodimensional potential distribution with respect to y at y = 0, we can compute the normal electric field at the Si/SiOs interface ES (z) . Experimentally, the chargescreening effect is demonstrated by the weak substrate sensitivity of short-channel MOS devices. On the other hand, the second term on the RHS of (1) is related to the depletionwidth broadening effect since yd is determined by Ng(y).
Shorter channel length and/or larger drain voltage will result in further deviation of Ng(y) from N A (~) .
Since the surface potential depends on Ng (y), a larger yd is necessary to achieve the same surface potential as the two-dimensional effects are more pronounced.
For surface-channel devices, the threshold voltage VTH can and be simply expressed by
The final term of (5) where the parabolic sourceldrain boundary potentials are used and the two average potentials are expressed by and Note that the subscript m means that these terms are assumed in our model. Observation from 2-D numerical analysis, it shows that the parabolic potentials, *s,(y) and *D,(Y), are good enough as long as the drain voltage VDS is small. AS VDS is large, the "field-retrograde'' effect [l 11 will occur. To take this effect into consideration, a piece-wise parabolic boundary potential at the drain side can be assigned [ 1 11, [ 121. However, a careful inspection on (1) and (2) shows that the detail form of QD(Y) is not the major concern, but is its integration. For simplicity, we adopt the parabolic potentials for KPs,(y) and K P D~ ( y ). The error due to the ignorance of the field retrograde effect can be corrected by other considerations as will be discussed later.
Combination of (1)- (4) gives
where is the effective depletion charge density per unit area controlled by the gate; AV,, is the effective reduction of the threshold voltage due to the two-dimensional effects and is written as
Obviously, the RHS of (9) includes the deviations of the boundary potentials from source, drain, surface, and the bottom boundaries in sequence. The parabolic potential @s,(y) will not cause significant error since the source is generally grounded. Besides, the deeper charges in the substrate hardly affect the potential at the surface. Therefore, the last term in ) is also parabolic under this consideration. Equation (8b) can then be used to replace the second term on the RHS of (9) . A fitting parameter a is introduced to compensate the integration deviation. As a consequence, L.T.
is eventually approximated by where the behavior of a requires conscientious investigation.
To eliminate the uncertainty of channel profile, we compare the above equations with the threshold voltages extracted from numerical simulation data. The simulator used here is a conventional 2-D drift-diffusion MOS simulator-SUMMOS (SUbMicron MOSFET) [19] . To simulate the implanted profile, the SUMMOS uses the Gaussian functions:
where ps and terms of *sm(y) and *D,(Y), respectively, i.e., are the integration results of the parabolic where @i, Rpir and AR,i are the dose, range, and straggling of the i-th implantation, respectively. Table I lists the structure parameters used to evaluate our model. For convenience, the device described in Table I The device structure and parameters used for simulation are described in Table I . 
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computation efficiency, the Gaussian profile is transformed into the equivalent step one and the lower part of Table I shows the corresponding parameters. The filled circles and the plus signs shown in Fig. 2 are the VTH'S determined from the numerical I -V data by the method described in [13] .
The magnitude of a is then extracted by comparing our model with the numerical VTH'S. Fig. 3 illustrates the variation tendency of a with the ratio R j / L extracted from the data points in Fig. 2 and several physical features are revealed. It is noted that the source/drain islands are excluded from the shaded rectangle in Fig. 1 
The increase of ?Jd and hence a reduces the deviation ratio and
L.T. is reduced correspondingly.
The data points plotted in Fig. 3 
a = a o (~) n .
The solid curves in Fig. 3 are the results of (13). The power n represents the sensitivity of the DIBL effect to Rj and n = 0.80 is used in Fig. 3 Table I for simulating the enhanced charge-sharing effect caused by the "boundary-ratio variation" as mentioned previously. The nonvanishing a00 means that the DIBL effect cannot be completely eliminated by simply increasing the channel doping concentration. For convenience, we define the magnitude of the DIBL effect to be
To demonstrate the existence of the nonvanishing aoo, Fig.  4 shows the variation of the DIBL factor k extracted from numerical simulations (filled circles) with uniform substrate doping concentration NAB for simplicity, in which R3 = 0.25 pm and L = 0.40 pm are used. The magnitude of k decreases with NAB as expected, while it tends to level off as NAB is high. Clearly, the finite value of k as NAB is high is accounted for by the nonvanishing aoo. Therefore, a00 plays an important role as the device miniaturization issues are concerned. The physical picture revealed by a00 is the perpetual charge sharing by V~S . Fig. 4 shows the result calculated by our model (solid curve) and the agreement is good. Note that a larger deviation in the low-doping region is observed due to the fact that the threshold reduction in this region is dominated by the punchthrough effect which is not considered in our model. Beyond this region, the deviation is small and this means that m and a00 are independent of the channel profiles. Equations (lo), (13) , and (14) are then substituted into (5) to calculate the threshold voltage, and the solid and dashed curves in Fig. 2 are the calculation results. It is shown that our model agrees with the numerical data excellently and the error caused by the approximated boundary potentials is successfully corrected by the parameter a.
Our model can also be applied to LDD MOSFEiT's by simply replacing the heavily doped R3 by the lightly-doped R;. of 0.18 pm. Fig. 5(a) is the channel profile extracted from the threshold-voltage versus substrate-bias curve of a long-channel device by the nonlinear optimization algorithm in [21] . The effects of channel length and V~S are shown in Fig. 5(b) . Quite good agreements are obtained.
APPLICATION TO MOSFET MINIATURIZATION
From the previous section, the accuracy of the developed threshold-voltage model has been verified by either numerical analyses or experimental data of short-channel n-MOSFET's. The miniaturization of n-MOSFET's based on the constraint of the drain-induced barrier lowering effect (e.g., k 5 20 mVN) can be carried out by using our model through computer iteration. Due to the complicated coupling effects, a simple relation among the various structure parameters, which describes the shrinkage rule of each parameter after scaling, cannot be easily deduced from the complete model without further approximation. However, as the magnitude of the DIBL effect is small (e.g., k 5 20 mVN), the charge-screening effect and the depletion-width broadening effect discussed in Section I1 can be neglected. Eventually, the depletion width yd is not affected by any two-dimensional effect under our assumptions and can be replaced by ydo. The threshold-voltage model can be further simplified to be where is a unitless constant as k is specified. Note that (21) is valid for nonuniformly doped profile. Since the implant profiles (e.g., double implants) of practical n-MOSFET's need at least six implant parameters, the computer iteration is required for ydo in (21) if the implant profiles in the substrate are known. In order to demonstrate the application of the scaling rule for MOSFET miniaturization, the uniform substrate doping is assumed in the following figures for simplicity. This treatment is similar to those of the constant-field strategy and the empirical laws developed by Brews et al. [17] and Ng et al. (20) are violated, i.e., the long-channel approximation is no longer valid. Consequently, a departure point can be defined to represent the lower limit of channel length below which the long-channel behavior can be maintained. As shown in (21) acts as a miniaturization guide, as the empirical law developed by Brews et al. [ 171 does. It's important to note that (21) considers only the DIBL effect. Other requirements may impose other constraints on Lmin for the development of a complete design guide. Equation (21) relates the minimum channel length to the three basic structure parameters: To,, Rj , and NAB. The term Ydo in (21) indicates the requirement of high substrate concentration to achieve device miniaturization. On the other hand, the considerations such as the substrate sensitivity and the parasitic source-to-substrate capacitance play the competing roles for this requirement.
To verify the validity of (21), numerical simulation and experimental data are taken for comparisons. Lmin is determined by the method described in Fig. 6 and k = 20 mVN is used. For numerical simulation, devices with gate oxide thicknesses ranging from 6 to 100 nm, junction depths from 35 nm to 0.8 pm, and uniform substrate doping concentrations from 3 x 1015/cm3 to 2 x 1017/cm3 were tested. The test devices were fabricated on (100) silicon wafers and the starting material was p-type wafer with the base impurity concentration m i . of about 3 -5 x 1015/cm3. Ion implantation was used to adjust the substrate doping concentration and the energy was 80 KeV and the dose varied from 7 x 10l1 to 3 x 1014/cm2. A long and high temperature annealing process was followed to achieve uniform profile near the surface. The thermal budget was 800°C for 50 min and 1 100°C for 590 min. The resulted channel profile was nearly flat to about 1.2 pm depth from the surface. Hence, uniform substrate doping could be assumed and the effective doping concentration was determined from the substrate sensitivity of long-channel MOS devices. Gate oxides with three different thicknesses were grown for 10, 14, and 20 nm and the gate material was n+-polysilicon. The source/drain islands are formed 'by arsenic implantation with 80 keV and 5 x 1016/cm2, and the subsequent annealing for 120 min at about 850°C was carried out and the junction depth is about 0.2 pm. Fig. 7 summarizes the above verification data, in which the plus signs are extracted from the numerical simulation and the filled circles are from experimental devices. These points fall on a straight line with a slope of U2.8 on a log-log plot as predicted by (21) . It means that for devices with IC 5 20 mVN, the punchthrough effect is not significant and hence excellent accuracy can be obtained by our model. Comparisons among various constraint equations will be presented elsewhere [22] .
IV. CONCLUSION
A new simplified analytic model for the threshold voltage of n-MOSFET's is presented and verified. Given a set of boundary potentials, the averaged normal field derived by Lin and Wu [13] at the Si/Si02 interface is successfully applied to the formulation of our model. Careful study on the errorgenerating mechanisms shows that the major deviation results from the ignorance of the field-retrograde effect [ll] . The parameter a and its corresponding equations correct the errors and reveal several physical pictures of the DIBL effect. The perpetual charge sharing effect is noted and described by the existence of the parameter aoo.
After the successful verification of our model, the DIBL effect is utilized to study the issues of MOSFET miniaturization. By extending our model to the case of uniformly doped substrates and neglecting the charge-screening effect and the depletion-width broadening effect, we derive a new constraint equation similar to the empirical law of Brews er al. [17] . Numerical and experimental verifications confirm the validity of the new constraint equation.
